Sequential accesses to non-existent memory must be synchronized,

at least on G2 cores.

This fixes get_ram_size() problems on MPC5200 Rev. B boards.