- May 15, 2012
-
-
Eric Nelson authored
Signed-off-by:
Eric Nelson <eric.nelson@boundarydevices.com> Signed-off-by:
Stefano Babic <sbabic@denx.de>
-
Dirk Behme authored
Init the core regulator voltage to 1.2V. This is required for the correct functioning of the GPU and when the ARM LDO is set to 1.225V. This is a workaround to fix some memory clock jitter. Note: This should be but can't be done in the DCD. The bootloader prevents access to the ANATOP registers. Signed-off-by:Dirk Behme <dirk.behme@de.bosch.com> CC: Jason Chen <b02280@freescale.com> CC: Jason Liu <r64343@freescale.com> CC: Ranjani Vaidyanathan <ra5478@freescale.com> CC: Stefano Babic <sbabic@denx.de> CC: Fabio Estevam <festevam@gmail.com>
-
Lauri Hintsala authored
NAND support is not enabled by default because Eval Kit is not delivered with NAND chip. To enable NAND support add CONFIG_CMD_NAND to board config. Signed-off-by:
Lauri Hintsala <lauri.hintsala@bluegiga.com> Acked-by:
Marek Vasut <marex@denx.de>
-
Wolfgang Grandegger authored
To get USB working again on the i.MX6, this patch fixes a bug introduced with commit 522b2a02 "Add proper IO accessors for mx6 usb registers.". At that occasion, I also added the missing __iomem directive. Cc: Marek Vasut <marex@denx.de> CC: Fabio Estevam <festevam@gmail.com> Signed-off-by:
Wolfgang Grandegger <wg@denx.de>
-
Marek Vasut authored
Signed-off-by: -
Marek Vasut authored
This reverts commit 69d26d09. Apparently, this commit got mainline only because of out-of-tree port and causes breakage on board that is mainline. Revert. Reason: * The OOT board has 512MB of DRAM, enabling this additional address line enabled it to work fine with 512MB of RAM. * Every mainline port has max. 256MB of DRAM, therefore this revert has no impact on any mainline port * Though this caused a problem with new M28 board with 256MB of DRAM where the chips are wired differently. The patch-to-be-reverted caused the DRAM to behave like this: [128MB chunk #1][128MB chunk #1 again][128MB chunk #2][128MB chunk #2 again] Therefore to retain the current one-memory-init-rules-them-all situation, revert this patch until another board emerges and will actually be pushed mainline that needs different setup. Signed-off-by:
-
Marek Vasut authored
This will eventually be needed with Linux 3.5, which will be the point when MXS will be switched to FDT. Signed-off-by: -
Fabio Estevam authored
There are two types of mx53loco boards: initial boards were built with a Dialog DA9053 PMIC and more recent version is based on a Freescale MC34708 PMIC. Add DA9053 PMIC support and adjust the required voltages and clocks for running the CPU at 1GHz. Tested on both versions of mx53loco boards. In the case of a MC34708-based board the CPU operating voltage remains at 800MHz. Signed-off-by:Fabio Estevam <fabio.estevam@freescale.com> Acked-by : Stefano Babic <sbabic@denx.de>
-
Fabio Estevam authored
Print CPU information within board_late_init(). This is in preparation for adding 1GHz support, which requires programming a PMIC via I2C. As I2C is only available after relocation, print the CPU information later at board_late_init(), so that the CPU frequency can be printed correctly. Signed-off-by:
-
Fabio Estevam authored
mx5: Add clock config interface Add clock config interface support, so that we can configure CPU or DDR clock in the later init Signed-off-by:
Jason Liu <jason.hui@linaro.org> Signed-off-by:
Eric Miao <eric.miao@linaro.org> Signed-off-by:
-
Fabio Estevam authored
get_ahb_clk() is a common function between mx5 and mx6. Place it into imx-common directory. Cc: Dirk Behme <dirk.behme@googlemail.com> Signed-off-by: -
Eric Nelson authored
Uses the 'magic_keys' idiom as described in doc/README.kbd: http://lists.denx.de/pipermail/u-boot/2012-April/122502.html Signed-off-by:
-
Fabio Estevam authored
Allow booting a zImage kernel. Signed-off-by: -
Fabio Estevam authored
Allow booting a zImage kernel. Cc: Jason Liu <r64343@freescale.com> Signed-off-by:
Jason Liu <r64343@freescale.com>
-
Fabio Estevam authored
Allow booting a zImage kernel. Cc: Jason Liu <r64343@freescale.com> Signed-off-by: -
Fabio Estevam authored
Allow booting a zImage kernel. Signed-off-by: -
Fabio Estevam authored
Allow to booting a dt kernel. Signed-off-by: -
Fabio Estevam authored
Allow to booting a dt kernel. Signed-off-by: -
Fabio Estevam authored
There is a 'gpio_direction_output(87, 0);' call previously, so the GPIO direction is already established. Use gpio_set_value() for changing the GPIO output then. Signed-off-by:
Dirk Behme <dirk.behme@googlemail.com>
-
Fabio Estevam authored
Add support for the Dialog DA9053 PMIC. Signed-off-by: -
Stefano Babic authored
Signed-off-by:
-
Stefano Babic authored
The ESG ima3-mx53 board is based on the Freescale i.MX53 SOC. It boots from NOR (128 MB) and supports Ethernet (FEC), SATA. Signed-off-by: -
Stefano Babic authored
This driver is part of Freescale's LTIB for MX5 / MX6. Signed-off-by:
Terry Lv <r65388@freescale.com> CC: Fabio Estevam <fabio.estevam@freescale.com> CC: Dirk Behme <dirk.behme@de.bosch.com>
-
Stefano Babic authored
The MX53 SATA interface can use an internal clock (USB PHY1) instead of an external clock. This is an undocumented feature, but used on most Freescale's evaluation boards, such as MX53-loco. As stated by Freescale's support: Fuses (but not pins) may be used to configure SATA clocks. Particularly the i.MX53 Fuse_Map contains the next information about configuring SATA clocks : SATA_ALT_REF_CLK[1:0] (offset 0x180C) '00' - 100MHz (External) '01' - 50MHz (External) '10' - 120MHz, internal (USB PHY) '11' - Reserved Signed-off-by: -
Stefano Babic authored
sata functions are called even if previous functions failed because return value is not checked. Signed-off-by: -
Stefano Babic authored
Add base address and MXC_SATA_CLK to return the clock used for the SATA controller. Signed-off-by: -
Stefano Babic authored
Signed-off-by: -
Stefano Babic authored
Signed-off-by: -
Donghwa Lee authored
vl_bpix of vidinfo_t was changed proper value for u-boot. It is used to multiple of 2 by using NBITS() macro. Signed-off-by:
Donghwa Lee <dh09.lee@samsung.com> Signed-off-by:
Kyungmin Park <kyungmin.park@samsung.com> Acked-by:
Anatolij Gustschin <agust@denx.de> Signed-off-by:
Minkyu Kang <mk7.kang@samsung.com>
-
Donghwa Lee authored
This patch support TRATS board configuration and display function. Signed-off-by:
Inki Dae <inki.dae@samsung.com> Signed-off-by:
-
Donghwa Lee authored
This patch support S6E8AX0 amoled driver based on EXYNOS MIPI DSI interface. Signed-off-by:
-
Donghwa Lee authored
EXYNOS SoC platform has MIPI-DSI controller and MIPI-DSI based LCD Panel could be used with it. This patch supports MIPI-DSI driver based Samsung SoC chip. LCD panel driver based MIPI-DSI should be registered to MIPI-DSI driver at board file and LCD panel driver specific function registered to mipi_dsim_ddi structure at lcd panel init function called system init. In the MIPI-DSI driver, find lcd panel driver by using registered lcd panel name, and then initialize lcd panel driver. Signed-off-by:
-
Donghwa Lee authored
This patch support EXYNOS FB and FIMD display drivers. Signed-off-by:
-
Donghwa Lee authored
Add vidinfo data structure for EXYNOS display driver Signed-off-by:
-
Donghwa Lee authored
To sets up lcd and mipi clock in EXYNOS display driver, added clock interface. Signed-off-by:
-
Donghwa Lee authored
This is definitions of system registers and power mananagement registers for EXYNOS SoC. Signed-off-by:
-
Minkyu Kang authored
this patch fixed following warning. tzpc_init.c: In function 'tzpc_init': tzpc_init.c:35: warning: assignment from incompatible pointer type Signed-off-by: -
Łukasz Majewski authored
TRATS target uses MAX8997 PMIC device instead of MAX8998. Signed-off-by:
Lukasz Majewski <l.majewski@samsung.com> Signed-off-by:
-
Łukasz Majewski authored
This commit adds support for MAX8997 PMIC driver. Signed-off-by:
-
Jaehoon Chung authored
Trats is supported 1GiB memory size. (Each bank size is 512MB.) And INITRD is unnecessary. So removed them. Signed-off-by:
Jaehoon Chung <jh80.chung@samsung.com> Signed-off-by:
-
