Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
K
KED ARM trusted-firmware Fork
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
KED Software Projects
Miscellaneous
KED ARM trusted-firmware Fork
Commits
37ebe8e5
Commit
37ebe8e5
authored
5 years ago
by
Soby Mathew
Committed by
TrustedFirmware Code Review
5 years ago
Browse files
Options
Downloads
Plain Diff
Merge "plat/rockchip: cliam a macro to enable hdcp feature for DP" into integration
parents
044b22a0
f0063ef9
No related branches found
Branches containing commit
No related tags found
Tags containing commit
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
plat/rockchip/rk3399/plat_sip_calls.c
+4
-0
4 additions, 0 deletions
plat/rockchip/rk3399/plat_sip_calls.c
plat/rockchip/rk3399/platform.mk
+7
-4
7 additions, 4 deletions
plat/rockchip/rk3399/platform.mk
with
11 additions
and
4 deletions
plat/rockchip/rk3399/plat_sip_calls.c
+
4
−
0
View file @
37ebe8e5
...
...
@@ -56,17 +56,21 @@ uintptr_t rockchip_plat_sip_handler(uint32_t smc_fid,
void
*
handle
,
u_register_t
flags
)
{
#ifdef PLAT_RK_DP_HDCP
uint64_t
x5
,
x6
;
#endif
switch
(
smc_fid
)
{
case
RK_SIP_DDR_CFG
:
SMC_RET1
(
handle
,
ddr_smc_handler
(
x1
,
x2
,
x3
,
x4
));
#ifdef PLAT_RK_DP_HDCP
case
RK_SIP_HDCP_CONTROL
:
SMC_RET1
(
handle
,
dp_hdcp_ctrl
(
x1
));
case
RK_SIP_HDCP_KEY_DATA64
:
x5
=
read_ctx_reg
(
get_gpregs_ctx
(
handle
),
CTX_GPREG_X5
);
x6
=
read_ctx_reg
(
get_gpregs_ctx
(
handle
),
CTX_GPREG_X6
);
SMC_RET1
(
handle
,
dp_hdcp_store_key
(
x1
,
x2
,
x3
,
x4
,
x5
,
x6
));
#endif
default:
ERROR
(
"%s: unhandled SMC (0x%x)
\n
"
,
__func__
,
smc_fid
);
SMC_RET1
(
handle
,
SMC_UNK
);
...
...
This diff is collapsed.
Click to expand it.
plat/rockchip/rk3399/platform.mk
+
7
−
4
View file @
37ebe8e5
...
...
@@ -56,7 +56,6 @@ BL31_SOURCES += ${RK_GIC_SOURCES} \
${
RK_PLAT_COMMON
}
/aarch64/platform_common.c
\
${
RK_PLAT_COMMON
}
/rockchip_sip_svc.c
\
${
RK_PLAT_SOC
}
/plat_sip_calls.c
\
${
RK_PLAT_SOC
}
/drivers/dp/cdn_dp.c
\
${
RK_PLAT_SOC
}
/drivers/gpio/rk3399_gpio.c
\
${
RK_PLAT_SOC
}
/drivers/pmu/pmu.c
\
${
RK_PLAT_SOC
}
/drivers/pmu/pmu_fw.c
\
...
...
@@ -87,17 +86,21 @@ $(eval $(call add_define_val,RK3399M0FW,\"$(RK3399M0FW)\"))
RK3399M0PMUFW
=
${
BUILD_M0
}
/
${
PLAT_M0
}
pmu.bin
$(
eval
$(
call add_define_val,RK3399M0PMUFW,
\"
$(
RK3399M0PMUFW
)
\"
))
ifdef
PLAT_RK_DP_HDCP
BL31_SOURCES
+=
${
RK_PLAT_SOC
}
/drivers/dp/cdn_dp.c
HDCPFW
=
${
RK_PLAT_SOC
}
/drivers/dp/hdcp.bin
$(
eval
$(
call add_define_val,HDCPFW,
\"
$(
HDCPFW
)
\"
))
${BUILD_PLAT}/bl31/cdn_dp.o
:
CCACHE_EXTRAFILES=$(HDCPFW)
${RK_PLAT_SOC}/drivers/dp/cdn_dp.c
:
$(HDCPFW)
endif
# CCACHE_EXTRAFILES is needed because ccache doesn't handle .incbin
export
CCACHE_EXTRAFILES
${BUILD_PLAT}/bl31/pmu_fw.o
:
CCACHE_EXTRAFILES=$(RK3399M0FW):$(RK3399M0PMUFW)
${RK_PLAT_SOC}/drivers/pmu/pmu_fw.c
:
$(RK3399M0FW)
${BUILD_PLAT}/bl31/cdn_dp.o
:
CCACHE_EXTRAFILES=$(HDCPFW)
${RK_PLAT_SOC}/drivers/dp/cdn_dp.c
:
$(HDCPFW)
$(
eval
$(
call MAKE_PREREQ_DIR,
${
BUILD_M0
}
,
${
BUILD_PLAT
}))
.PHONY
:
$(RK3399M0FW)
$(RK3399M0FW)
:
| ${BUILD_M0}
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment