- Feb 11, 2021
-
-
Pascal Paillet authored
Move PWR related init from bl2 to bl32. Change-Id: I61b62ef2208bee0e502dd5fab277d806c205e7b1 Signed-off-by:
Pascal Paillet <p.paillet@st.com> Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/183647 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com> Reviewed-by:
Yann GAUTIER <yann.gautier@st.com> Tested-by:
Yann GAUTIER <yann.gautier@st.com>
-
Yann Gautier authored
The flush of the BL33 image is already handled in load_image(). For ED1/EV1 boards, this extra flush was also doing nothing, as for those boards image_base + image_max_size = 0x100000000, which overflows an u32, and 0 was used. This flush is now replaced with a correct invalidation of the cache directly in io_stm32image. Change-Id: Ibe301e017669b10d8c321abef27c674c914e43b6 Signed-off-by:
Yann Gautier <yann.gautier@st.com> Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/183678 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com>
-
Yann Gautier authored
The boot device is now checked inside a dedicated rule, that is only called during BL2 compilation step Change-Id: Ie7bcd1f166285224b0c042238989a82f7b6105c6 Signed-off-by:
Yann Gautier <yann.gautier@st.com> Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/183646 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com> Reviewed-by:
CIBUILD <smet-aci-builds@lists.codex.cro.st.com> Reviewed-by:
Lionel DEBIEVE <lionel.debieve@st.com>
-
Lionel Debieve authored
In case of programmer load, we must invalidate cache used for the download buffer. Signed-off-by:
Lionel Debieve <lionel.debieve@st.com> Change-Id: I372e3583e8964c70a71e2677a26dca74eb307bc2 Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/183629 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com> Reviewed-by:
CIBUILD <smet-aci-builds@lists.codex.cro.st.com> Reviewed-by:
Yann GAUTIER <yann.gautier@st.com>
-
Yann Gautier authored
When returning from STANDBY state, only checking the boot action status is not enough. We also have to check the non-secure return address is correct, and the saved context is OK in backup RAM. This is required for STANDBY with DDR off, which can be used when a user issues a shutdown. Change-Id: I4b1d5159cd7a524eb893229ea9bcf628746de0ab Signed-off-by:
Yann Gautier <yann.gautier@st.com> Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/183406 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com> Reviewed-by:
CIBUILD <smet-aci-builds@lists.codex.cro.st.com> Reviewed-by:
Lionel DEBIEVE <lionel.debieve@st.com>
-
Yann Gautier authored
This function will be used in BL2, after a return from Standby, to check the context is correctly saved in Backup RAM. Change-Id: I16790cbc86d074968d9f0041ef871945dd9d0e67 Signed-off-by:
Yann Gautier <yann.gautier@st.com> Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/183405 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com> Reviewed-by:
CIBUILD <smet-aci-builds@lists.codex.cro.st.com> Reviewed-by:
Lionel DEBIEVE <lionel.debieve@st.com>
-
Gabriel Fernandez authored
Change call of: stm32mp_clk_enable() / stm32mp_clk_disable() / stm32mp_clk_get_rate() by clk_enable() / clk_disable() / clk_get_rate() Change-Id: I15d2ce57b9499211fa522a1b53eeee9cf584c111 Signed-off-by:
Gabriel Fernandez <gabriel.fernandez@st.com> Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/182346 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com> Reviewed-by:
Yann GAUTIER <yann.gautier@st.com> Tested-by:
Yann GAUTIER <yann.gautier@st.com>
-
Gabriel Fernandez authored
Introduce a minimal clock framework. Change-Id: I5119a2aeaf103ceaae7a60d9e423caf0c148d794 Signed-off-by:
Ludovic Barre <ludovic.barre@st.com> Signed-off-by:
Gabriel Fernandez <gabriel.fernandez@st.com> Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/182345 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com> Reviewed-by:
Yann GAUTIER <yann.gautier@st.com> Tested-by:
Yann GAUTIER <yann.gautier@st.com>
-
Lionel Debieve authored
In case of monitor in DDR, BL2 exports the low power functions using the context. Adapt BL2 to embed the critical section and context to share the corresponding information. Signed-off-by:
Lionel Debieve <lionel.debieve@st.com> Change-Id: I198a50f3f15ab0e54d9e65e23da3d1c6fe3f8df5 Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/182043 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com> Reviewed-by:
Yann GAUTIER <yann.gautier@st.com>
-
Yann Gautier authored
In stm32mp1_syscfg_disable_io_compensation(), to disable the IO compensation cell, we have to set the corresponding bit in SYSCFG_CMPENCLRR register, instead of clearing the bit in SETR register. Change-Id: I510a50451f8afb9e98c24e1ea84efbf73a39e6b4 Signed-off-by:
Yann Gautier <yann.gautier@st.com> Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/182085 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com>
-
Lionel Debieve authored
Because we are using firmware configuration in FIP container, we must embed the corresponding device tree. Signed-off-by:
Lionel Debieve <lionel.debieve@st.com> Change-Id: I2deae522f43086f884594d4dd78b053d3c08615e Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/182041 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com> Reviewed-by:
Yann GAUTIER <yann.gautier@st.com>
-
Yann Gautier authored
STM32MP_USE_STM32IMAGE is now used to distinguished the 2 possible configurations. If STM32MP_USE_STM32IMAGE is set, the legacy loading scheme is used. It implies a single binary containing BL2, BL32 and a shared device tree blob in case sp_min is used. The legacy loading scheme can also manage the loading of OP-TEE. If STM32MP_USE_STM32IMAGE is not set, then FIP is used, and it implies FCONF as well. Change-Id: Ibf93982e6be2f551d65094c985eaf5a6bd2ab788 Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-
- Feb 05, 2021
-
-
Lionel Debieve authored
Implement the plat_try_next_boot_source to load backup partition on specific device. Change-Id: Ica74596838b339e398c335f9e28ebf60795ab508 Signed-off-by:
Lionel Debieve <lionel.debieve@st.com> Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/179616 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com> Reviewed-by:
Etienne CARRIERE <etienne.carriere@st.com> Reviewed-by:
Yann GAUTIER <yann.gautier@st.com>
-
Lionel Debieve authored
Add the secure device tree in the reserved memory region. Use dtb_addr variable instead of hardcoded value. Signed-off-by:
Lionel Debieve <lionel.debieve@st.com> Change-Id: I2865186d96987d52c747e6b8b3459727afd5cf90 Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/178516 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com> Reviewed-by:
Etienne CARRIERE <etienne.carriere@st.com> Reviewed-by:
Yann GAUTIER <yann.gautier@st.com>
-
Lionel Debieve authored
Use now the device tree define bindings. Signed-off-by:
Lionel Debieve <lionel.debieve@st.com> Change-Id: I4fa17e88357dca5174af8e6d1bb83e129092f10c
-
Yann Gautier authored
Thanks to FIP and FCONF management, remove all static management between OPTEE and SP_MIN monitor. All binaries except the firmware config are defined as skip. They will be added according to the firmware configuration parsing. The same BL2 can be used with the FIP whatever the defined monitor. Adapt also the load sequence for standby boot. Signed-off-by:
Lionel Debieve <lionel.debieve@st.com> Change-Id: I94ea1d29e3f0604f2790853db397411b6d516108
-
Lionel Debieve authored
Use a generic function for standby exit. Signed-off-by:
Lionel Debieve <lionel.debieve@st.com> Change-Id: I7022fdaf82b0df04bb12b4a338d305a49e10bd8f
-
Lionel Debieve authored
Add a new function to check if the boot is exiting from a standby state. Remove unused CStandby state. Signed-off-by:
Lionel Debieve <lionel.debieve@st.com> Change-Id: I3d5cc3c1629877ffe4ccaeb084e5818cf10a93d7
-
Lionel Debieve authored
Based on FCONF framework, define DDR firewall regions from firmware config file instead of static defines. Signed-off-by:
Lionel Debieve <lionel.debieve@st.com> Change-Id: I471e15410ca286d9079a86e3dc3474f66d37b5ab
-
Lionel Debieve authored
Introduce io policies management through the trusted boot device tree for uuid references. Signed-off-by:
Lionel Debieve <lionel.debieve@st.com> Change-Id: Ibeeabede51b0514ebba26dbbdae587363b2aa0a7
-
Lionel Debieve authored
Change-Id: I909b5bae9f827a7274ed4d0877f7befcf51162b6 Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-
Lionel Debieve authored
Simplify the BL2 MMU mapping and reduce the memory regions number. Split the XLAT define between BL2 and BL32 as binaries do not share the same tables anymore. Signed-off-by:
Lionel Debieve <lionel.debieve@st.com> Change-Id: Iaf09e72b4cc29acbe376f6f1cd2a8116c793ba26
-
Lionel Debieve authored
Avoid parsing device tree every time when returning the DDR size. Signed-off-by:
Lionel Debieve <lionel.debieve@st.com> Change-Id: I3dd1958f37d806f9c15a5d4151968935f6fe642e
-
Yann Gautier authored
Change-Id: I31ecbe922a32be5f370a52037160d8544bc82688 Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-
Yann Gautier authored
A new flag STM32MP_DDR_DUAL_AXI_PORT is added, and enabled by default. It will allow choosing single or dual AXI ports for DDR. Change-Id: I48826a66a6f4d18df87e081c0960af89ddda1b9d Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-
Yann Gautier authored
Change-Id: Id2a4bc0895194b0c33bf7ea5d7cb435c46a74bea
-
Yann Gautier authored
In stm32_apply_pmic_suspend_config(), the node_name string was assigned before the check on mode was done. Assign it after the assert on mode is done. Change-Id: I17a6f8d214f30b9199460cd3b8f6e6696b585182 Signed-off-by:
Yann Gautier <yann.gautier@st.com> Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/178484 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com> Reviewed-by:
CIBUILD <smet-aci-builds@lists.codex.cro.st.com>
-
Yann Gautier authored
Change-Id: I320dde13d0205190ee23f08d0c0318a07a336ab0
-
Yann Gautier authored
On STM32MP15, filters 0 and 1 are used. Use (BIT(1) | BIT(0)) instead of U(3). Change-Id: Ibc61823842ade680f59d5b66b8db59b6a30080e4 Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-
Yann Gautier authored
BSEC needs to be initialized early, especially to check debug features. SYSCFG can be initialized later, after console is up, to display the warnings or messages it could issue. Change-Id: Icc3a1366083a1b1fde7f0e173645449b4c04c49b Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-
Yann Gautier authored
There is no more pwr-regulator subnode in pwr node. Directly check the property vdd-supply in pwr node. Remove some useless traces. Change-Id: If4941b9812917e0571a0fe3c0d9a4da13d263171 Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-
Yann Gautier authored
Only NAND memory map area can be of interest in BL2 in the DEVICE2 area. Map DEVICE2 under STM32MP_RAW_NAND flag. Change-Id: I7e3b39579e4a2525b25cb1987d6ec38038d0de2b Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-
Yann Gautier authored
Use STM32MP_HEADER_RESERVED_SIZE macro instead of a fixed value 0x3000. Change-Id: I2702285c15aebaa1304a891c8aaabc949a912ba6 Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-
Yann Gautier authored
A reset_uart() function is created to improve readability in the function bl2_el3_plat_arch_setup(). The secure/non-secure registering is removed as it is just stubbed in BL2. Change-Id: Ib8d0319d3f4f54309848bc225b58608cea73bad9 Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-
Yann Gautier authored
This makes sp_min_get_bl33_ep_info() function more readable. Change-Id: I8bb97a5255d738bca9bbc70e77efe091811f8d38 Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-
Yann Gautier authored
Add FW_CONFIG device tree files for all boards. The file content is for the moment common to all boards. It describes where the different images will be loaded. Change-Id: Id957b49b0117864136250bfc416664f815043ada Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-
Yann Gautier authored
To have a more generic code, remove the Q from the *QSPI macros. Change-Id: I2fa94b54054036c2175df3dfddcb76eec1119ad2 Signed-off-by:
Yann Gautier <yann.gautier@st.com> Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/tf-a/+/175824 Reviewed-by:
CITOOLS <smet-aci-reviews@lists.codex.cro.st.com> Reviewed-by:
Lionel DEBIEVE <lionel.debieve@st.com>
-
Yann Gautier authored
BL2 still uses the STM32 header binary format to be loaded from ROM code. BL32 and BL33 and their respective device tree files are now put together in a FIP file. One DTB is created for each BL. To reduce their sizes, 2 new dtsi file are in charge of removing useless nodes for a given BL. This is done because BL2 and BL32 share the same device tree files base. Change-Id: I1ffada0af58486d4cf6044511b51e56b52269817 Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-
Yann Gautier authored
Change-Id: I73eaae4d04fbdf36affc73c52e357661cb9b107a Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-
Yann Gautier authored
Change-Id: I765f575449c3c1e552ae06ef7d0936d04e8f3163 Signed-off-by:
Yann Gautier <yann.gautier@st.com>
-