Skip to content
Snippets Groups Projects
Commit 3848c93e authored by Robin Gong's avatar Robin Gong Committed by Frieder Schrempf
Browse files

dmaengine: imx-sdma: add uart rom script

For the compatibility of NXP internal legacy kernel before 4.19 which
is based on uart ram script and upstreaming kernel based on uart rom
script, add both uart ram/rom script in latest sdma firmware. By default
uart rom script used.
Besides, add two multi-fifo scripts for SAI/PDM on i.mx8m/8mm and add
back qspi script miss for v4(i.mx7d/8m/8mm family, but v3 is for i.mx6).

rom script:
        uart_2_mcu_addr
	uartsh_2_mcu_addr /* through spba bus */
am script:
	uart_2_mcu_ram_addr
	uartsh_2_mcu_ram_addr /* through spba bus */

Please get latest sdma firmware from the below and put them into the path
(/lib/firmware/imx/sdma/):
https://git.kernel.org/pub/scm/linux/kernel/git/firmware/linux-firmware.git


/tree/imx/sdma

Signed-off-by: default avatarRobin Gong <yibin.gong@nxp.com>
Acked-by: default avatarVinod Koul <vkoul@kernel.org>
parent ab4752c2
No related branches found
No related tags found
No related merge requests found
...@@ -1711,8 +1711,8 @@ static void sdma_issue_pending(struct dma_chan *chan) ...@@ -1711,8 +1711,8 @@ static void sdma_issue_pending(struct dma_chan *chan)
#define SDMA_SCRIPT_ADDRS_ARRAY_SIZE_V1 34 #define SDMA_SCRIPT_ADDRS_ARRAY_SIZE_V1 34
#define SDMA_SCRIPT_ADDRS_ARRAY_SIZE_V2 38 #define SDMA_SCRIPT_ADDRS_ARRAY_SIZE_V2 38
#define SDMA_SCRIPT_ADDRS_ARRAY_SIZE_V3 41 #define SDMA_SCRIPT_ADDRS_ARRAY_SIZE_V3 45
#define SDMA_SCRIPT_ADDRS_ARRAY_SIZE_V4 42 #define SDMA_SCRIPT_ADDRS_ARRAY_SIZE_V4 46
static void sdma_add_scripts(struct sdma_engine *sdma, static void sdma_add_scripts(struct sdma_engine *sdma,
const struct sdma_script_start_addrs *addr) const struct sdma_script_start_addrs *addr)
......
...@@ -20,12 +20,12 @@ struct sdma_script_start_addrs { ...@@ -20,12 +20,12 @@ struct sdma_script_start_addrs {
s32 per_2_firi_addr; s32 per_2_firi_addr;
s32 mcu_2_firi_addr; s32 mcu_2_firi_addr;
s32 uart_2_per_addr; s32 uart_2_per_addr;
s32 uart_2_mcu_addr; s32 uart_2_mcu_ram_addr;
s32 per_2_app_addr; s32 per_2_app_addr;
s32 mcu_2_app_addr; s32 mcu_2_app_addr;
s32 per_2_per_addr; s32 per_2_per_addr;
s32 uartsh_2_per_addr; s32 uartsh_2_per_addr;
s32 uartsh_2_mcu_addr; s32 uartsh_2_mcu_ram_addr;
s32 per_2_shp_addr; s32 per_2_shp_addr;
s32 mcu_2_shp_addr; s32 mcu_2_shp_addr;
s32 ata_2_mcu_addr; s32 ata_2_mcu_addr;
...@@ -52,6 +52,10 @@ struct sdma_script_start_addrs { ...@@ -52,6 +52,10 @@ struct sdma_script_start_addrs {
s32 zcanfd_2_mcu_addr; s32 zcanfd_2_mcu_addr;
s32 zqspi_2_mcu_addr; s32 zqspi_2_mcu_addr;
s32 mcu_2_ecspi_addr; s32 mcu_2_ecspi_addr;
s32 mcu_2_sai_addr;
s32 sai_2_mcu_addr;
s32 uart_2_mcu_addr;
s32 uartsh_2_mcu_addr;
/* End of v3 array */ /* End of v3 array */
s32 mcu_2_zqspi_addr; s32 mcu_2_zqspi_addr;
/* End of v4 array */ /* End of v4 array */
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment