Skip to content
Snippets Groups Projects
  1. Jul 16, 2016
  2. Apr 26, 2016
    • Stefan Agner's avatar
      drm/fsl-dcu: add TCON driver · fb127b79
      Stefan Agner authored
      
      Add driver for the TCON (timing controller) module. The TCON module
      is a separate module attached after the DCU (display controller
      unit). Each DCU instance has its own, directly connected TCON
      instance. The DCU's RGB and timing signals are passing through
      the TCON module. TCON can provide timing signals for raw TFT panels
      or operate in a bypass mode which leaves all signals unaltered.
      
      The driver currently only supports the bypass mode.
      
      Acked-by: default avatarRob Herring <robh@kernel.org>
      Signed-off-by: default avatarStefan Agner <stefan@agner.ch>
      fb127b79
    • Stefan Agner's avatar
      drm/fsl-dcu: add extra clock for pixel clock · f93500f4
      Stefan Agner authored
      
      The Vybrid DCU variant has two independent clock inputs, one
      for the registers (IPG bus clock) and one for the pixel clock.
      Support this distinction in the DCU DRM driver while staying
      backward compatible for old device trees.
      
      Acked-by: default avatarRob Herring <robh@kernel.org>
      Signed-off-by: default avatarStefan Agner <stefan@agner.ch>
      f93500f4
  3. Oct 22, 2015
    • Rob Herring's avatar
      dt-bindings: consolidate display related bindings · efdbd734
      Rob Herring authored
      
      This is a quite large renaming to consolidate display related bindings
      into a single "display" directory from various scattered locations of
      video, drm, gpu, fb, mipi, and panel. The prior location was somewhat
      based on the Linux driver location, but bindings should be independent
      of that.
      
      Signed-off-by: default avatarRob Herring <robh@kernel.org>
      Cc: Pawel Moll <pawel.moll@arm.com>
      Cc: Mark Rutland <mark.rutland@arm.com>
      Cc: Ian Campbell <ijc+devicetree@hellion.org.uk>
      Cc: Kumar Gala <galak@codeaurora.org>
      efdbd734
  4. Aug 20, 2015
    • Jianwei Wang's avatar
      drm/layerscape: Add Freescale DCU DRM driver · 109eee2f
      Jianwei Wang authored
      
      This patch add support for Two Dimensional Animation and Compositing
      Engine (2D-ACE) on the Freescale SoCs.
      
      2D-ACE is a Freescale display controller. 2D-ACE describes
      the functionality of the module extremely well its name is a value
      that cannot be used as a token in programming languages.
      Instead the valid token "DCU" is used to tag the register names and
      function names.
      
      The Display Controller Unit (DCU) module is a system master that
      fetches graphics stored in internal or external memory and displays
      them on a TFT LCD panel. A wide range of panel sizes is supported
      and the timing of the interface signals is highly configurable.
      Graphics are read directly from memory and then blended in real-time,
      which allows for dynamic content creation with minimal CPU
      intervention.
      
      The features:
      (1) Full RGB888 output to TFT LCD panel.
      (2) Blending of each pixel using up to 4 source layers
      dependent
      on size of panel.
      (3) Each graphic layer can be placed with one pixel resolution
      in either axis.
      (4) Each graphic layer support RGB565 and RGB888 direct colors
      without alpha channel and BGRA8888 BGRA4444 ARGB1555 direct
      colors
      with an alpha channel and YUV422 format.
      (5) Each graphic layer support alpha blending with 8-bit
      resolution.
      This is a simplified version, only one primary plane, one
      framebuffer, one crtc, one connector and one encoder for TFT
      LCD panel.
      
      Signed-off-by: default avatarAlison Wang <b18965@freescale.com>
      Signed-off-by: default avatarXiubo Li <lixiubo@cmss.chinamobile.com>
      Signed-off-by: default avatarJianwei Wang <jianwei.wang.chn@gmail.com>
      Acked-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
      109eee2f
Loading